Regviz

Silicon Labs /Series0 /EZR32HG /EZR32HG220F64R60 /MSC /READCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as READCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/Series0/EZR32HG/EZR32HG220F64R60/MSC/READCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (WS0)MODE0 (IFCDIS)IFCDIS 0 (AIDIS)AIDIS 0 (RAMCEN)RAMCEN

MODE=WS0

Description

Read Control Register

Fields

MODE

Read Mode

0 (WS0): Zero wait-states inserted in fetch or read transfers.

1 (WS1): One wait-state inserted for each fetch or read transfer. This mode is required for a core frequency above 16 MHz.
IFCDIS

Internal Flash Cache Disable
AIDIS

Automatic Invalidate Disable
RAMCEN

RAM Cache Enable

Links

()

Register License

  • SPDX-License-Identifier: Zlib
  • The licensor of this software is Silicon Laboratories Inc.
  • This software is provided ‘as-is’, without any express or implied
  • warranty. In no event will the authors be held liable for any damages
  • arising from the use of this software.
  • Permission is granted to anyone to use this software for any purpose,
  • including commercial applications, and to alter it and redistribute it
  • freely, subject to the following restrictions:
    1. The origin of this software must not be misrepresented; you must not
  • claim that you wrote the original software. If you use this software
  • in a product, an acknowledgment in the product documentation would be
  • appreciated but is not required.
    1. Altered source versions must be plainly marked as such, and must not be
  • misrepresented as being the original software.
    1. This notice may not be removed or altered from any source distribution.
 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data